Abs#racf-With the downscaling of microelectronic devices, tighter process control and more elaborate fabrication equipment need to be complemented by process correcting techniques if good quality and high yields are to be expected. Dynamic Design processing-a forward correcting technique by which some recipe values are recalculated during manufacturing-is such a technique. In this paper the effect of Dynamic Design Processing on deep sub-micron MOSFET's is presented. The results show that a parametric yield improvement in excess of 25%) over conventional manufacturing can be achieved.
I. INTRODUCTION
Despite steadily tightened process control and more elaborate fabrication equipment, wafer manufacturing is still afflicted by random fluctuations of equipment and materials, which in tum has an adverse influence on parametric yield [ 11. Efforts to reduce these fluctuations concentrate either on equipment, that is improvement and optimization of control settings [2] , or on the product itself through forward correction. The concept of forward correction to compensate for these fluctuations has been proposed and embedded in software systems, such as statistical process controllers [3, 41 and statistical process optimization [5, 61 . Dynamic Design Processing (DDP), has been presented to increase yield [7] by counteracting lot to lot fluctuations in a statistically controlled processing environment. It can be used as a stand alone technique, and because it is compatible with any of the previously mentioned software systems, it is also suitable to be used as part of another system [8] . We present here the concept in the framework of a particular example, namely threshold voltage adjustment.
The main concept in DDP is an in-line re-calculation and modification of processing parameters so that the end result brings the product within its intended specification, although not necessarily complying with the original recipes. Therefore the conditions for the next processing step are set, by taking into account the inline measurements up to the current step, restoring the likelihood of obtaining the specified device parameters. An example is the modification of the prescribed dose of an implant for threshold voltage adjustment, so as to correspond to the actual gate oxide thickness and gate oxide charge density (measured before the implantation). It has been shown for micron size devices that the effect of this forward corrective action is equivalent to eliminating the fluctuations (variance) of the gate oxide thickness and the gate oxide charge [7] . With current technology it is possible to manufacture 0.5 pm gate devices under tight controlled conditions. However technology will push dimensions to 0.1 pm or less in the future. At these dimensions the statistical fluctuations brought about by equipment and materials have to be virtually eliminated. For practical and financial reasons it will be necessary to complement the control of processing equipment fluctuations by correction techniques such as DDP, which can mimic the effect of tighter process control.
In this paper the effect of DDP on deep sub-micron devices has been studied by simulation. To achieve this a specific example was chosen, namely the process of threshold voltage adjustment. In this example conventional processing, affected by random fluctuations has been compared with its DDP processed counterpart, in which the dose of the threshold voltage adjustment implant is modified, so as to correspond to the actual gate oxide thickness and the gate oxide charge density. To present these procedures and their results, the paper has been organized in the following way: the simulation experiment is explained in the second section of this paper. The third section deals with the processing parameter recalculation. In the fourth section the results of the simulation experiment are analyzed and discussed.
THE SIMULATION EXPERIMENT
Few deep sub-micron MOSFET's or circuits have so far been realized [9, 10, 111 . We have chosen the data published by G. SaiHalasz et al. [9] for our consideration. To study the effect of DDP by simulation MINIMOS [12] has been used as the simulation tool. To assert that MINIMOS is sufficiently accurate and consequently an adequate simulator for such a short channel device, the simulation of I-V characteristics have been compared to the measured I-V characteristics, prior to the DDP experiment. The comparative results are shown in figure 1. As can be seen the agreement between the simulation and the actual data suffices to be safely assumed valid for DDP analysis based on MINIMOS simulations.
The analysis consisted of the determination of threshold voltage distribution, induced by random fluctuations (distributions) of the processing parameters. These random fluctuations represent the average of processing parameter on a wafer or batch. The threshold voltage distribution is obtained by Monte Carlo simulation, one simulation cycle being as follows: random numbers are generated, such that they are normally distributed around specified parameter process values. They represent typical average fluctuations of process parameters, and are input to MINIMOS to simulate the threshold voltage value.
We present here the results of two sets of calculations. In one, representing the standard processing, all the process parameters given 0894-6507/94$04.00 0 1994 IEEE in Table I are randomized'. In the other, representing DDP, the processing value for the implant dose for threshold voltage adjustment is recalculated on the basis of the actual, measured values of the gate oxide thickness and the gate oxide charge, rather than the recipe values for these parameters. This technique provides better threshold voltage adjustment, ensuring that the gate oxide thickness and charge fluctuations do not influence the threshold voltage. The method employed for the implant dose calculation is explained in the next section. The threshold voltage is then simulated with the same fluctuations for the remaining parameters as they were in the conventional processing case, but with the newly recalculated ion implant dose value. To represent a realistic simulation, the recalculated implant dose was randomized to simulate fluctuations around the new value. The outcome of each cycle are the two threshold voltage values, which can be compared: one corresponding to DDP processing, the other to conventional processing. To obtain a sufficiently large sample size, each simulation set was repeated 1000 times. Figures 2a and 2b show the schematic flow diagram of the simulation procedures: figure 2a simulating conventional processing conditions, and figure 2b with DDP process parameter recalculation.
THE PARAMETER RECALCULATION PROCESS
The underlying idea of the recalculation process, is to model threshold voltage by fitting it to a second order polynomial. Because of the complexity caused by many processing parameters, the problem was reduced by selecting three suitable processing parameters to be the independent variables of the polynomial. The variables of our model were the gate oxide thickness, the gate oxide charge, and the implant dose for threshold voltage adjustment. These processing parameters strongly influence the threshold voltage, but the former two are less controllable than the implant dose, which is therefore suitable as a "recovering parameter" for the fluctuations of the previous parameters.
In our case, the fitting was based on a four dimensional model, where the threshold voltage(l</th) is expressed as a function of the gate oxide (tox), the implant dose (doi), and the gate oxide charge (nss):
The second order polynomial is then:
where ao, a1 , . . . a g are the polynomial coefficients. To avoid numerical problems caused by the magnitude of the quantities involved, all numbers have to be normalized with respect to their recipe value, before being used in polynomial calculations. The data needed to determine the polynomial coefficients ( nl , n z , . . . n g ) by a fitting procedure were generated by simulating the threshold voltage at regularly spaced points in all possible combinations around 2 standard deviations of the recipe for each of the processing parameters involved. The average fitting error was 6b;h/Gh = 0.165Tl, which shows that the second order polynomial is a good approximation. After fitting and finding the polynomial coefficients (which needs to be carried out only once for a process), the problem is tumed I It should be noted that the gate oxide thickness was limited to 3 nm, which means that smaller gate oxide thickness were not included in the simulations. around and reformulated as a second order equation, to be solved for the implant dose for threshold voltage adjustment. The equation obtained is the model to use for recalculating the implant dose by replacing the correct (desired) and normalized threshold voltage, and the randomly generated values (which in real life are the measured values, normalized) for oxide thickness and oxide charge. In this way the "recalculated implant dose is obtained and after reverting to its canonical form (un-normalizing) is used as replacement for the corresponding recipe value for the current batch. For the few extreme cases (less than 2%) where no real root can be found, the closest linear approximation is taken, that is, to let the root term equal zero. Figure 3 shows the implant dose for threshold voltage adjustment as a function of the gate oxide thickness and the gate oxide charge density, for the desired threshold voltage. The upper comer of the surface, which appears as folded backwards, corresponds to these less frequent fluctuation combinations where no real root can be found and linear approximation is used instead. 
IV. RESULTS AND DISCUSSION
The specified threshold value for this device is 0.213 V. From the simulation runs, the mean threshold voltage for the conventional processing was found to be Gll = 0.242 V, with Vl/th = 0.093 V while for the DDP processed GIL = 0.209 V with Ub;h = 0.067 V. Fig. 4 shows the histograms and fitted Gaussian distributions of both runs respectively. Two effects can be observed from the simulation data: (i) the standard deviation of the threshold voltage is reduced by 56%) with DDP, and (ii) the mean value of the threshold voltage is closer, that is less than 2% within the specified value in the case of DDP, while it is shifted by 0.029 V (or 12%)) in the case of standard processing.
It is not difficult to explain these effects. The standard deviation is reduced in DDP as the influence of fluctuations in the gate oxide thickness, and gate oxide charge is virtually eliminated through compensation [7] . The shift towards higher threshold voltage values in conventional processing is the result of a non symmetric distribution of the gate oxide thickness around the specified value of 4.5 nm, as can be seen from figure 5. This is caused by an increased likelihood of variations towards thicker oxides than variations towards thinner oxides, which is explained as follows: at these small dimensions the standard deviation is comparable to the mean value; variations towards thinner oxide are physically limited to the thickness of native oxide, however, this does not hold for variations towards thicker oxides, making them more likely to occur. The asymmetric gate oxide distribution is directly reflected on the asymmetric distribution of the threshold voltage, in the case of standard processing. This assymetry is more pronounced in the case of wide fluctuations, and lessened or eliminated by tightening processing conditions. The asymmetric oxide distribution, however, does not influence the distribution in the DDP case, because the oxide thickness fluctuations are compensated by a properly calculated dose for the threshold voltage adjustment implant. DDP mitigates the demand for stringency in the process control of this otherwise crucial device parameter.
Both observed effects favor DDP processing because of ( n ) yield improvement and ( b ) better fulfilment of the specified (optimized) performance.
To illustrate the yield improvement for our case study, a widely The above mentioned additional benefit from DDP is that not only more MOSFET's are in the acceptance region, but also that, as in our example, the mean threshold voltage is now better centered around 0.213 V. This means that more MOSFET's within the "accepted' class are operating at the specified threshold voltage. It is quality enhancement.
In the light of the favorable results, one might argue that an increase in the dose adversely affect other device parameters, such as drain current and transconductance. We found that the transconductance was almost unaffected by variations far beyond the required changes of the implant dose for threshold voltage adjustment, as depicted in figure 6 .
With regard to the accuracy of measuring equipment, and dealing with relatively small fluctuations to measure, the question arises whether the measurement error outweighs the parameter fluctuation itself, specially in the gate oxide thickness case. In general, while systematic errors in measuring can be large for a processing parameter-say, as large as 1 nm for the oxide thickness-it is important to emphasize that the random error is typically quite small (around 0.1 nm for the oxide thickness).
V. CONCLUSION
In this paper we studied the application of Dynamic Design Processing (DDP) and presented specific results for deep sub-micron MOSFET's. Its positive impact on the fluctuations of MOSFET performance can be seen as an additional method to tight process control, which will be required for ultra small size devices. The effect of DDP has been shown to achieve better product uniformity for the threshold voltage by reducing its fluctuation to less than half the value which would be obtained with conventional processing, and to shift its mean value by more than 10%) closer to its desired value. This means not only better quality, but also an increase of more than 20%) in yield. The implementation, of this technique, requires the recalculation of the corrective processing parameters. For practical applications of the DDP concept, the recipe (static component) is accompanied by a dynamic component: the recalculating equation (obtained by substituting a set of process specific coefficients into a second order equation). While altering some process parameters dynamically might introduce difficulties in the process operation, this is offset by the performance and yield benefits.
I. INTRODUCTION
The FET gate dielectric structure is one of the most critical elements in advanced CMOS technology because it requires thermal oxide layers well under 10 nm, highly perfect interface and film electrical properties, high reliability, and acceptable yield and very high levels of integration. Manufacturability of the E T gate faces profound obstacles, particularly in contamination and defect density control. Although particulate contamination normally dominates such concerns, reactive impurities (primarily molecular species) may also be a crucial factor in determining the quality and yield of FET gate dielectric structures, especially with thinner structures and new process and tool elements.
Integrated processing, also known as cluster or multichamber processing, has become an important trend in processing tools for Process, tool, and process integration issues abound for this cluster sequences, such as wet vs. vapor cleaning, or single-wafer repid thermal vs. hot wall batch processing. Even before these can be examined, however, it seems prudent to assess the potential and limitations of the conventional process combination when integrated into a cluster tool and exercised under ultraclean conditions. The conclusion from the present exercise is that new chemical reaction pathways may become accessible in advanced cluster processing, and these must be identified and taken properly into account in defining a manufacturable process integration sequence for the cluster.
We have employed an advanced experimental research system, [l] , [2] to address the underlying issues in integrated processing of E T gate dielectric structures. This tool includes a variety of process reactors as well as in situ analysis chambers, all ultrahighvacuum (UHV) so that reactive impurities can be highly controlled to allow a thorough assessment of their role in affecting advanced chemical processes, including integrated surface cleaning, thermal oxidation, annealing, and polySi deposition. The results demonstrate that the etching reaction-in which low oxygen concentrations etch an exposed Si surface and cause roughness-must be prevented by a suitable choice of ramp-up procedure before oxidation (in sufficient oxygen) and/or by formation of an oxide passivation layer before ramp-up [31- [5] .
Following a brief summary of our previous results, in this paper we present direct chemical evidence that the etching reaction is responsible for the systematic degradation of electrical breakdown (for A1 gate MOS capacitors), show that the mechanism is also operative when pre-oxidation cleaning, thermal oxidation, and polySi gate deposition are all integrated into a cluster process, and provide prescriptions-with their rationale-for cluster process integration in an ultraclean tool set.
EXPERIMENT
In the present studies, a hot wall UHV-based quartz reactor was employed for thermal oxidation and annealing at atmospheric pressure as wqll as for in situ deposition of polySi from SiH4 at low pressure. The reactor is a vertical batch reactor for a small cassette of four 3.25 in diameter wafers. It is pumped by a turbomolecular pump system to reach < 1 x lo-' torr base pressure after bakeout, consisting mainly of Hz, CO, and COz; the total base pressure with the fumace at oxidation temperature is -1 x lo-* torr. Purified Ar at 1 atm. was used in some cases during ramp-up to oxidation temperature as well as in annealing processes prior to oxidation. By introducing small concentrations (-0.1 -1000 ppm) of 0 2 during preannealing in 1 atm. purified Ar, it was possible to ascertain the role of reactive impurities within the integrated gate dielectric process sequence. The hot wall reactor is connected to UHV transfer chambers ( < 1 x lo-' torr) which permit wafer transfer without air exposure to other tools, including an inert-ambient glove box for pre-oxidation surface cleaning and various surface analysis instruments.
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